新2彩票论坛

 
全部產品 開發工具 新聞/活動 技術支持 關于虹科 聯系我們

PIC® MCU C 編譯器
  CCS C Aware IDE 功能
  編譯器細節
  支持器件
  語法和函數
  程序舉例
  C Aware 實時調試器
  編譯器比較
  編譯器在線研討會
  軟件許可證
  增強8位 MidRange 核
開發套件
編程器/調試器
  MACH X 器件支持
  ICD-U64, Load-n-Go, 和
  PRIME 8 器件支持
  ICD版本和芯片兼容性
  連接ICD到硬件
  ICD對比
  器件編程器故障排除
OEM模塊
技術支持
下載
產品目錄
定制工程

 

 

Home » CCS C Compilers » Enhanced 8-bit Mid-Range Core

Enhanced 8-bit Mid-Range Core

Enhanced Midrange Core

  • Support Now available in PCM Compilers
  • Reduce Production costs by at least 15% per chip
  • Gain 16 levels hardware stack
  • Increased Instruction Count
  • More Program Memory
  • Increased Peripheral Support

Gain Access to NEW Compiler Features

Current Customers

Customers on Active Maintenance are eligible for support at NO ADDITIONAL COST! Please visit the compiler downloads page.

Need to purchase maintenance or upgrade your compiler support?

click here

New Customers

Customers new to CCS can obtain support by purchasing a PCM, PCW, PCWH or PCWHD Compiler.

See all Compiler options available?

Interested in purchasing a compiler?

click here

Complete Architecture Support

New PIC®MCU Architecture Features

Up to 56K of Flash Program Memory and 4k Data Memory

Enhanced 16-level hardware stack with optional RESET

Increased peripheral support including:

  • Multiple A/D converters & comparators
  • Multiple SPI/I2C, USART
  • Multiple capture/compare/PWM
  • *mTouch™ & Non-Volatile Memory
  • Operational amplifiers & LCD drive capability

Enhanced Indirect linear addressing

C programming language optimizations

Automatic interrupt context save of core registers

Simplified register map

Additional Features Include:

  • Up to 32MHz internal oscillator
  • Low power 1.8V operation up to 5.5V

New CCS Compiler Support

Support for parts with up to 56K instructions and 4K of RAM

Reduction of inlined system functions with the 16-level call stack

New Built-in Functions for ALL enhanced peripherals:

Uses MOVLP for page switches and MOVLB for bank switches

  • Inline assembler supports all new instructions and addressing modes
  • Full implementation of ANSI setjmp.h functions utilizing the new stack access
  • Uses SFRs to reduce the number of instructions needed for complex expression

Reduced interrupt overhead

Compatibility switch to translate old or hard-coded addresses, to new SFR registers

Customers on Active Maintenance Download Support Today

Compiler Exploitation of the New Instructions

PIC16f19XX

Enhanced Mid-Range Core Architecture
Support Info

   020-3874 4528 ; 3874 4538 | sales@hkaco.com | 廣州虹科電子科技有限公司 | 版權所有 | 華南理工大學 國家科技園2-504
<cite id="w620m"><noframes id="w620m">
<del id="w620m"><noframes id="w620m">
<del id="w620m"><noframes id="w620m"><ins id="w620m"></ins><ins id="w620m"><th id="w620m"><ins id="w620m"></ins></th></ins>
<menuitem id="w620m"><noframes id="w620m"><menuitem id="w620m"></menuitem>
<del id="w620m"></del>
<del id="w620m"><noframes id="w620m"><del id="w620m"></del><cite id="w620m"><span id="w620m"><var id="w620m"></var></span></cite>
<del id="w620m"></del>
<cite id="w620m"><span id="w620m"><cite id="w620m"></cite></span></cite>
<ins id="w620m"><noframes id="w620m"><ins id="w620m"></ins>
<var id="w620m"></var>
<ins id="w620m"></ins>
<ins id="w620m"><noframes id="w620m"><ins id="w620m"></ins><cite id="w620m"><noframes id="w620m">
<ins id="w620m"></ins>
<var id="w620m"><span id="w620m"></span></var>
<acronym id="w620m"></acronym>
<rt id="w620m"></rt><tr id="w620m"><xmp id="w620m">
新2彩票论坛